An analytical thermal model is developed for N-die stacked chips with integrated micro-channels cooling. The model is implemented with
Introduction
With the development of modern technology, consumers demand more functions in their hand-held devices. The urgent need for more memory in a limited space is increasing, and integration of various functions into a same package is becoming extremely crucial. Over the past few years, die stacking has emerged as a powerful tool for satisfying these challenging integrated circuit (IC) packaging requirements [1] [2] [3] .
Expanding a design space of an IC into a 3-D partner (3-D IC) reduces significantly its average wire length, delay, power consumption, and footprint. Although electrical benefits are proved to have great improvements in stacked IC packages, stacking of multiple circuit layers makes effective cooling more challenging [4, 5] . The problems of heat dissipation have become more serious than those in the traditional single IC package, and therefore much attention has been caught. Hence, the thermal management for 3-D IC is becoming major concerns [6] [7] [8] .
There are a lot of achievements about the thermal analysis of the 3-D IC. In [9] , a quadratic uniformity modeling approach was proposed to get the expression of the temperature distribution of the 3-D IC chip and the thermal dissipation of the laminated chip was optimized. In [10] , the effective thermal conductivity of the 3-D IC was proposed. In [11] , the theory of fluid dynamics was used to study the temperature distribution of multi-pass hole stack chip. In [12] , the 1-D analytical thermal model for N-die stacked chips was suggested. In [13] , an analytical thermal model for 3-D IC considering through silicon was established. In this paper, we propose an analytical thermal model for 3-D IC with integrated micro-channels cool- ing. The model is analyzed and validated numerically by a mathematical software. Compared with numerical solutions, our results show an accurate and rapid prediction of temperature distribution of each die. In addition, the model is simple and easy for calculation.
The analytical thermal model
As shown in fig. 1(a) , the 3-D IC structure consists of N-silicon active layers that are bonded in the form of face-to-back. Micro-channels are integrated in the bulk at bottom of each device-layer. The devices on each plane are considered as isotropic heat sources and each device is modeled as a thin layer on the top surface of the bulk layer. The lateral boundaries of the 3-D IC are considered to behave adiabatically, so the heat flow is 1-D. The Rpk is the thermal resistance of the package, Rj,up is the thermal resistance between the j th device and the top wall of the micro-channel in the j th bulk layer, it is associated with the micro-channel layer. The Rj,dot is the thermal resistance between the bottom wall of the micro-channel in the j th bulk layer and the (j -1) th device, which is associated with bonding layer and the microchannel layer. The Rj,b, Rj,c_up, and Rj,c_dot represent the thermal resistance of the bonding layer, the micro-channel top wall and the micro-channel bottom wall, respectively, so Rj,up and Rj,dot can be written as Rj,up = Rj,c_up (j < n) and Rj,dot=Rj,b + Rj,c_dot (j > 1), respectively. th device, Tj,s -the wall temperature of the micro-channel that integrated in the j th bulk layer, Qj -the heat generated from the j th device, and Tamb the ambient temperature. Heat is generated in the resistance network at each node and flows to the ambient through either the micro-channels or the package. In the steady-state case, the temperature in each die is governed by equations of energy conservation: -for j = n, we have:
Micro-channel thermal analysis
It is supposed that the micro-channels are made in a monolithic layer that is inserted between existing dies and in perfect thermal contact with them. The geometry is presented in fig. 2 .
It is assumed that the flow in the microchannel is laminar and the velocity profile is fully developed once it reaches the heated zone. According to Newton cooling equation, we have:
where hf is the convection heat transfer coefficient, and A -the area of interface where convection takes places. Convective heat transfer between solid and fluid can be characterized by the convective thermal resistance:
where the convection heat transfer coefficient, hf, that we can get from eq. (5):
where Nu is the Nusselt number, kf -the coolant's thermal conductivity, and Dh -the hydraulic diameter and is given by eq. (6) for rectangular channels:
where Ach and Pch denote the channel cross-sectional area and channel perimeter, respectively. Combining eq. (4) with eq. (5), we can get:
Temperature is supposed to be kept uniform over the micro-channel wall surface. The Nusselt number is estimated by a polynomial as shown in eq. (8) 
Combining eq. (6) with eq. (7), we can get: Supposing that the inlet fluid temperature of the j th micro-channel is Tj,in, outlet fluid temperature of the j th micro-channel is Tj,e, the Tj,in, Tj,s, and Tj,e have the relation [14] :
, , 
where ṁ is the mass flow, and cp -the heat capacity. For the j th micro-channel, we have:
Equations (1), (2), (10), and (11) (1), (2), (10), and (11) 
Model verification
In this section, the models of two-die 3-D IC and three-die 3-D IC that integrated with micro-channels are verified, respectively. Since the overall model is a symmetric structure (as shown in fig. 1 ). Here just part structure is analyzed (as shown in fig. 5) .
To minimize the model complexity, assuming that the device, bonding layer, and bulk of different dies have the same structure, the ambient temperature is set to be 25 °C. Water is used as cooling liquid, the mass flow is 20 mg/s, inlet fluid temperature is 10 ℃, the heat capacity and thermal conductivity are 4182 J/(kg℃) and 0.6 W/(m℃), respectively. The channel length, l, height, wz, and width, wh, are 10, 50, and 150 μm, respectively, wall width, hh, and height, hz, are both 15 μm, the thermal resistance, Rj,up, Rj,dot, Rpk, and R0 are 2, 10, 20, and 4 ℃/W, respectively.
Two-die stacked model validation and analysis
In this section, we analyze two different heat power cases of a two-die 3-D IC, that is, the heat flow Q1 and Q0 are assigned 2W-1W and 1W-1W in case 1 and case 2, respectively. The results comparison between CFD software and our proposed model is shown in tab. 1, where the deviation is in the range of 1.2-3.0%.
Three-die stacked model validation and analysis
We analyze three different cases of a three-die 3-D IC. The heat flow Q2, Q1, and Q0 are assigned 3W-1W-1W, 1W-3W--1W, and 1W-1W-1W in the case 1, case 2, and case 3, respectively. The comparison between CFD software and our proposed model is shown in the tab. 2. According to the tab. 2, it finds that the relative deviation between the results is below 4.0% in different cases.
From all previous validation and analysis, we find that the comparison of the temperature predicted by the proposed model with CFD simulations shows excellent agreement. Moreover, the analytical model is simple and easily to solve. In the light of this work, it seems that the analytical model provides valuable data and insight in temperature management of the 3-D IC with micro-channels cooling.
Conclusion
This paper presents an analytical thermal model of 3-D IC with integrated micro-channel cooling. The model is validated through a two-die 3-D IC, and a three-die 3-D IC using a mathematical software, respectively. Compared with the CFD numerical solutions, our results show excellent agreement, for which the relative deviation is less than 4.0%. Moreover, the proposed model is simple.
